INTRODUCTION
igital circuits are tested during manufacture and field operation by application of a sequence of test vectors. A failure is indicated if the circuit response does not match the expected response of the "good circuit." The quality of the produced circuit (which could be a chip, a board, or a whole system) is determined by "test escapes," that is, the fraction of bad units which pass the test. These units eventually cause field failures which are not only expensive to diagnose and repair but may also adversely affect the image of the company in terms of its product quality. Accurate measurement of test escapes is very difficult for a variety of reasons, hence manufacturers rely on "fault coverage" of the testvector sequence as an indirect measure of the quality of the tested product. The fault coverage is the fraction of all the modeled faults detected by the sequence. With increasing emphasis on product quality, the minimum required fault coverage values are climbing into the 99% range. The purpose of test generation is to develop a test vector sequence with an acceptable fault coverage.
While the test generation problem is NP-complete even for combinational circuits [11] , there is some evidence that the average-time complexity may not be exponential [24] . This [1] .
We believe the formalism chosen to represent sequential circuits is an important factor that determines the complexity of the test generation problem. A representation in which a circuit is just an interconnection of logic gates and latches is bound to extract unacceptable time penalties in search problems related to circuit initialization and justification of internal line values. In this paper we propose a temporal logic [26] based representation which can model the timing behavior of circuit elements of arbitrary complexity in a uniform manner. We extend 70 RAGHU V. HUDLI and ANAND V. HUDLI the linear time temporal logic [26] Temporal logic in various formslinear [3, 26] , interval [17] and branching time [6] has been used for specifying digital hardware and also for formal verification of digital circuits [3, 6, 7] . Our research is the first attempt of using temporal logic for test generation.
Modeling Sequential Circuits in Temporal Logic
Temporal logic can be used to model circuits at multiple levels. We give examples in this section that illustrate modeling at gate level and functional level.
Consider Fig. 3 . The circuit can be specified as a set of temporal logic statements, as below. There are six combinational gates and two D flip-flops. Specifications for combinational gates look like traditional predicate calculus statements, since they do not exhibit temporal behavior. Fig. 4 . The sum and carry output depend on the previous value of the carry output. The previous value can be easily represented using the A operator. The following for'-mulas model the serial adder. [5] . Table I Consider for example the fault G5 sa-0 in the circuit of Fig. 3 . In order to excite the fault, we need Q0 1 and Q1 0. To propagate the fault effect, we need G3 G4 0 and a rising clock. The effect is propagated to the output Q1. The C) 
grams and our algorithm also fails to derive test sequences for these faults.
MULTI-LEVEL TEST GENERATION
The same algorithm can be used for test generation at multiple levels of description of the circuit. At higher levels of description, only input/output pin faults are considered. Further, the pin faults are assumed to be stuck-at faults. The modules at higher levels can be described by functional specifications as was done for the serial adder in Section 4.3. Hierarchical specification can also be extracted from the gate level description by using the state transition information. The description thus obtained, uses assigned state values for the equivalent state machine. This information can be extracted in a straightforward and mechanical way from the state table. The same heuristics specified in the previous section also apply at this level of description of the circuit. Later, an example of deriving the high level description of a circuit from its gate level description is given.
There have been some attempts in the past to develop high level test generation. Breuer and Friedman have extended D algorithm to work at the level of registers and counters [4] . They have defined a set of functional operations for left shift, right shift, loading the registers, etc. Using these functions as operations, a calculus has been developed for test generation. However, a main drawback is that they have not done any computational feasibility studies, and more importantly, no algorithmic method is used for D-propagation through the constructs of the calculus developed. Levendel and Menon have also extended the classical D-algorithm to work at a higher level of description of circuits [12] . They High level information about circuits can be obtained is a straightforward manner from state tables.
Consider the circuit in Fig. 6(a) that is-the same one as in Fig. 3 , except that it is now depicted as a functional block. The state diagram corresponding to the circuit is shown in Fig. 6(b) . The 1/0 1 Black-box for circuit in Fig. 3 Fig. 7 which is constructed by augmenting the circuit in Fig. 6 Table VI shows the derivation of the test sequence for the fault S sa-1. Similarly, the test sequence for S sa-0 can be derived, which is (0, 0, 1, 0, 1, 1, 1, 0, 1, X).
As the last example, we consider the serial adder of Fig. 4 . The temporal logic formulas are reproduced here again. ((0, 0), (1, 0) ). The D ;.Q0 sa-1 FIGURE 7 A mixed-level circuit with a sa-1 fault. 1), (1, 1) ). 
